## IN THE CLAIMS:

The status of all claims is as follows. No claims are amended or cancelled by this paper.

- (Original) A method of making a multi-layered storage structure, comprising:
  forming a device layer on a single-crystal wafer;
  cleaving the device layer from the wafer;
  repeating the forming and cleaving to provide a plurality of cleaved device layers; and
  bonding the cleaved device layers together to form the multi-layered storage structure.
- 2. (Original) The method of claim 1, wherein the forming comprises implanting devices on the wafer.
- 3. (Original) The method of claim 1, wherein the forming comprises forming a device layer comprising devices selected from the group consisting of diodes, transistors, antifuses, and tunnel junctions.
- 4. (Original) The method of claim 1, wherein the forming comprises forming a device layer comprising vertical diodes; further wherein the storage structure is a vertical memory structure.
- 5. (Original) The method of claim 1, wherein the repeating comprises forming the plurality of cleaved device layers from the same single-crystal silicon waser.
- 6. (Original) The method of claim 1, wherein the bonding comprises plasma-activated bonding.
- 7. (Original) The method of claim 1, further comprising forming a three-dimensional cross-point array memory structure using the bonded device layers.
- 8. (Original) The method of claim 1, wherein the cleaving comprises ion-implantation induced layer splitting of the wafer.

- 9. (Original) The method of claim 1, wherein the cleaving comprises anodic etching and annealing of the wafer.
- 10. (Original) The method of claim 1, wherein the storage structure comprises memory or a processor.
- 11. (Withdrawn) A cross-point memory structure, comprising: crystalline isolated diode pillars formed from a cleaved wafer layer; row lines crossing the crystalline isolated diode pillars; and column lines crossing the crystalline isolated diode pillars and the row lines.
- 12. (Withdrawn) The structure of claim 11, wherein the diode pillars are together cleaved from the wafer in a layer, the layer being applied next to the row lines.
- 13. (Withdrawn) The structure of claim 11, wherein the diode pillars comprise Schottky diodes.
- 14. (Withdrawn) The structure of claim 11, wherein the diode pillars comprise diodes selected from the group consisting of P-N diodes and PIN diodes.
- 15. (Withdrawn) The structure of claim 11, further comprising an antiferromagnetic layer applied between the diode pillars and the column lines.
- 16. (Withdrawn) The structure of claim 11, further comprising a storage layer applied between the row lines and the diode pillars.
- 17. (Withdrawn) The structure of claim 11, wherein the memory structure comprises magnetic memory.
- 18. (Withdrawn) A method of making a cross-point array structure, comprising: patterning a single-crystal silicon wafer; cleaving a layer from the patterned wafer; and applying the cleaved layer over conductive traces.

- 19. (Withdrawn) The method of claim 18, wherein the layer is a P-N layer.
- 20. (Withdrawn) The method of claim 18, further comprising etching the layer to create a plurality of vertical diodes in communication with the conductive traces.
- 21. (Withdrawn) The method of claim 18, wherein the conductive traces are first conductive traces, the method further comprising forming second conductive traces over the cleaved layer.
- 22. (Withdrawn) The method of claim 21, further comprising using the second conductive traces in masking and patterning the cleaved layer.
- 23. (Withdrawn) A memory stack comprising a plurality of bonded memory layers, each memory layer being cleaved from a single-crystal silicon wafer.
- 24. (Withdrawn) The memory stack of claim 23, wherein the memory layers each comprise devices selected from the group consisting of diodes, transistors, antifuses, and tunnel junctions.
- 25. (Withdrawn) The memory stack of claim 23, wherein the memory layers comprise vertical diodes.
- 26. (Withdrawn) Apparatus for making a cross-point array structure, comprising: means for patterning a single-crystal silicon wafer; means for cleaving a layer from the patterned wafer; and means for applying the cleaved layer over conductive traces.
- 27. (Withdrawn) The apparatus of claim 26, further comprising means for etching the layer to create a plurality of vertical diodes in communication with the conductive traces.
- 28. (Withdrawn) The apparatus of claim 26, wherein the conductive traces are first conductive traces, the apparatus further comprising means for forming second conductive traces over the cleaved layer.